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FOREWORD
I f
 This report is a summary of the work performed on
NASA Contract NAS8-31944. The investigation was conducted
for the National Aeronautics and Space Administration,
George C. Marshall Space Flight Center, Huntsville,
Alabama. The Contracting Officer's Technical Representative
was Mr. F. Villella.
The short-term objective of this preliminary study
of transisters, diodes, and FETS is to evaluate the
reliability of these discrete devices, from different
manufacturers, when subjected to power and temperature step
stress tes^Ls.
The long-term ebj,ective is to gain more knowledge
of accelerated stress testing for use in future testing of
discrete devices, as well as to determine which type of
stress should be applied to a particular device or design.
This report is divided as follows: description of tests,
figures, tables, and appendix.
ii
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	1.0
	 INTRODUCTION
DCA Reliability Laboratory, under Contract
I NAS8-31944 for NASA/Marshall Space Flight Center,
has compiled data for the purpose of evaluating
the effect of power/temperature step stress when
applied to a variety of semiconductor devices.
This report covers the diode JANTX1N5417
manufactured by MICRO SEMICONDUCTOR and SEMTECH•
I	 2.0	 TEST REQUIREMENTS
	
2.1	 Electrical
'	 All test samples were subjected to the electrical
I tests outlined in Table 2 after completing the
prior power/temperature step stress point. These
tests were performed using the Fairchild Model 600
I High-Speed Computer-Controlled Tester. Additional
bench testing was also required on the devices.
I
	2.2	 Stress-Circuit
The test circuit shown in Figure 1 was used to
power all of the test devices during the
power/temperature stress conditions. The voltage
was set by VF and the current was varied in order
to comply with the specified power rating for the
device. At least one of the devices was subjected
to maximum rated power (MRP). All remaining
I
devices were subjected to no less than 90% of MRP.
See Figure 1 for load resistance values and
I
voltages.
	
2.3	 Group-I•--Power- StressI 
Thirty-two units, 16 from each manufacturer, were
4V
1
£ IIi:^1	
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submitted to the Power Stress Process. The diodes
(	 were stressed in 560-hour steps at 50, 100, 125,
( 150 and 175 percent of maximum rated power (MRP)
for a total of 2500 hours or until 508 or more of
the devices in a sample lot failed.* Electrical
measurements were performed on all specified
electrical parameters after each power step. See
Table 1. (*See Nom_ at end of text.)
	
2.4
	 Group-II.--Temperature-Stress-I
Thirty-two units, 16 from each manufacturer, were
submitted to the Temperature Stress I Process.
Group II was subjected to 1600 hours of stress at
maximum rated power in increments of 160 hours.
The temperature was increased in steps of•250C,
commencing at 75 0C and terminating at 300 0C or
until 508 or more of the devices failed.* Electri-
cal measurements were performed on all specified
electrical parameters after each temperature step.
I
See Table 1.
	2.5
	
Group - III---Temperature-Stress.II
Thirty-two units, 16 from each manufacturer, were
submitted to the Temperature Stress II Process.
Group III was subjected to 112 hours of stress at
maximum rated power in increments of 16 hours. The
Itemperature was increased in steps of 250C,
commencing at 150 0C and terminating at 300 0C or
until 508 or more of the devices in a sample lot
failed.* Electrical measurements were performed
on all specified electrical parameters after each
temperature step. See Table 1.
1	 3.0	 DISCUSSION OF TEST RESULTS
2
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3.1	 Group.I - T - Power•Stress
I	 3.1.1	 Micro-Semiconductor. The Micro Semiconductor
sample lot completed 1750 hours of Group I Testing
Ibefore the lot was stopped because more than 508
of the devices failed at this point. This sample
I
lot experienced 12 catastrophic failures. The
€E first two failures occurred 500 hours into the
1258 MRP. Serial Numbers 7638 and 7639 were
removed from the testing as visual-catastrohic
failures because the cathode leads detached from
Ithe stress. The next failure occurred 25 hours
into the 1.^ I % MRP step. Serial Number 7636 was
removed from the testing as a visual catastrophic
failure because the cathode lead detached from the
I
stress. The next failure occurred 50 hours into
the 1508 MRP step. Serial Number 7648 was removed
from the testing as a visual-catastrophic failure
because the cathode lead detached from the stress.
I The next three failures occurred 150 hours into
the 150% MRP step. Serial Numbers 7640, 7645
and 7646 were removed from the testing as
visual-catastrophic failures because the cathode
leads detached from the stress. The last five
failures occurred 250 hours into the 150% MRP
step. Serial Numbers 7641, 7642, 7643, 7644, and
7647 were removed from the testing as visual-catas-
trophic failures because the cathode leads
I	 detached from the stress. Typical characteristics
of this sample lot's performance were:
1) The mean value for I  changed 8.7nA from
an initial mean of 333.9nA to a final mean of
325.2nA.
1	
2) The mean value for VF1 changed . 006V from
3
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an initial mean of 1.099V to a final mean of
1.105V.
3) The mean value for VF2 changed 2.4mV from
an initial mean of 915.4mV to a final mean of
917.8mV.
The control units for this sample lot remained
constant throughout the entire Group I Testing.
I
301.2 Semtech. The Semtech sample lot completed 2000
hours of Group I Testing before the lot wac
stopped because 508 of the devices failed at this
point. This sample lot experienced eight
catastrophic failures. The first seven failures
occurred 50 hours into the 1008 MRP step. Serial
Numbers 7603, 7605, 7606, 7607, 7608, 7609 and
I7610 failed because of excessive I  leakage. The
last failure occurred 500 hours into the 1508 MRP
j	 stop. Serial Number 7577 was removed from the
I	 resting as a visual-catastrophic failure because
 the cathode lead detached from the stress. Typical
characteristics of this sample lot's performance
were:
1) The mean value for I  changed 202.11nA
from an initial mean of 87.29nA to a final mean of
289.4nA.
2) The mean value for VFl changed .019V from
I
an initial mean of 1.285V to a final mean of
1.266V.
3) The mean value for VF2 changed 20.4mV from
I	 an initial mean of 947.7mV to a final mean of
1
927.3mV.
The control units for this sample lot remained
constant throughout the entire Group I Testing.
I
ir
4
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3.1.3	 Statistical- Summary . Table 4 outlines the test
results of Group I - Pooer Stress Process, for
I
each of the three electrical parameters and all
measurement points for both Micro Semiconductor
and Semtech.
3:2	 Group•II- T- Temperature-Stress.I
I
3.2.1 Micro -Semiconductor. The Micro Semiconductor
sample lot completed the entire 1600-hour Group II
Testing with no catastrophic failures. Typical
characteristics of this sample lot's performance
were:
I 1) The mean value for I  changed 201.7nA from
an initial mean of 180.5nA to a final mean of
382.2nA.
2) The mean value for VF1 changed 6.689V from
an initial mean of 1.085V to a final mean of
I	 7.774V.
3) The mean value for VF2 changed 4.7mV from
an initial mean of 911.OmV to a final mean of
915.7mV.
'	 The control units for this sample lot remained
constant throughout the entire Group II Testing.
3.2.2 Semtech. The Semtech sample lot completed the
entire 1600-hour Group II Testing with two
catastrophic failures. The two failures occurred
1600 hours into the 300 0C-temperature step. Serial
Numbers 7586 and 7612 failed because of excessive
IR leakage. Typical characteristics of this sample
lot's performance were:
1) The mean value for I  changed 40.178PA
from an initial mean of 82.10nA to a final mean of
5
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40.26PA.
I
2) The mean value for VF1 changed .035V from
an initial mean of 1.299V to a final mean of
1.264V.
3) The mean value for VF2 changed 13.9mV from
an initial mean of 943.OmV to a final mean of
I	 929.1mV.
•	 The control units for this sample lot remained
constant throughout the entire Group II Testing.
I
3.2.3 Statistical.Summar --Group-II. Table 5 of this
report outlines the results of Group II -
Temperature Stress I Testing, for each of the
three electrical parameters and all of the
measurement points pertaining to both 'Micro
'	 Semiconductor and Semtech.
1	
3.3	 Group-III--.Temperature-Stress-II
I
3.3.1 Micro.Somiconductor, The Micro Semiconductor
sample lot completed the entire 112-hour Group III
Testing with no catastrophic failures. Typical
characteristics of this sample lot were:
1) The mean value for I  changed 104.5nA from
an initial mean of 179.3nA to a final mean of
283.8nA.
'	 2) The mean value for VF1 changed .02V from
an initial mean of 1.096V to a final mean of
' 1.116V.
3) The mean value for VF2 changed 3.5mV from
an initial mean of 923.9mV to a final mean of
927.4mV.
The control units for this sample lot remained
constant throughout the entire Group III Testing.
6
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3.3.2 Semtech. The Semtech sample lot completed the
entire 112-hour Group III Testing with five
catastrophic failures. The first four failures
occurred 16 hours into the 150oC-temperature step.
Serial Numbers 7619, 7621, 7625, and 7626 failed
because of excessive IR leakage. The last failure
occurred 16 hours into the 175 0C-temperati!.e step.
Serial Number 7622 failed because if excz;,sive IR
leakage. Typical characteristics of this sample
lot were:	 •
I 1) The mean value for IR changed 199.08nA
from an initial mean of 87.82nA to a final mean of
286.9nA.
I 2) The mean value for VF1 changed .009V froni
an initial mean of 1.267V to a final mean of
I	 1.258V.
3) The mean value for VF2 changed S.OmV from
an initial mean of 939.8mV to a final mean of
934.8mV.
The control units for this sample lot remained
constant throughout the entire Group III Testing.
I 3.3.3 Statistical -Summary. --Group- III. Table 6 outlines
the results of Group III - Temperature Stress II
Testing, for each of the three electrical
parameters and all of the measurement points
I
pertaining to both Micro Semiconductor and
Semtech.
4.0	 FINAL DATA SUMMARY
Table 7 statistically summarizes the changes in
the mean value from the zero-hour data to the
tinal data. The graphs of Figures 2 and 4 plot the
I cumulative percent failures versus the temperature
7
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stress level for Group I1 - Temperature Stress I,
and Group III - Temperature Stress II. The graphs
of Figures 3 and 5 plot the time step for Group II
(160 hours) and Group III (16 hours) versus the
' temperatures T1 and T2 calculated from Figures 2
and 4. Tables 8 and 9 summarize the failures
encountered for all three stress: groups. The
failures are separated into two categories:
I
catastrophic failures in Table 8 and parametric
failures in Table 9. The data from Table 8 were
4	 used as a source for the graphs in Figures 2
I and 4. Figures 2 and 4 were used as a source for
the graphs in 3 and 5, respectively. Junction
temperature is plotted on an inverse hyperbolic
scale.
5.0	 CONCLUSIONS
The only stress test that did significant damage
to both manufacturers was the Group I - Power
Stress Testing. Note that the majority of the
Micro Semiconductor devices failed because of
leads detaching from the stress. On the other
hand, the majority of the Semtech devices failed
because of excessive IR leakage due to stress.
Both manufacturers' devices failed due to thermal
effects caused by the excess power of the stress
test.
A plot showing cumulative failure distribution for
Groups II and III was drawn for the Semtech sample
' lot Group III, but due to an insufficient amount
of failure points in the Group II Testing, the
activation energy could not be calculated. The
activation energy could not be calculated due to
an absence of failures in the Groups II and III
s
JANTXIN5417
for the Micro Semiconductor sample lot.
A broken circle around a marked point, on the
graphs, indicates a freak failure not calculated
as part of the regression line. A solid circle
around a marked point indicates an isolated
failure point. The regression line was .Yawn using
the least square method.
The activation energy was calculated from the formula:
8.63 X' 10 -5
 eV/ oKt
	 1
E _ tn t2
	 T1+273
	 T2+273	 j eV
Where:	 t 1 = step of Group 11 - Temp Stress 1 =160 hrs.
t 2 = step of Group III - Temp Stress 11 = 16 hrs.
T 1 = temperature in 0  of 16% failure for Group 11.
T 2 = temperature in 0  of 16% failure for Group 111.
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TA!)LE 1
TEST FLOW DIAGRAM
INITIAL
ELECTRICAL
TESTS
Per Table 2
(2)	 OW 1	 (16)* 16)
Temperature Step
	
Temperature Step
Non-Operating	 Power Stress
	 Stress I	 Stress II
1	
Control Group	 TA = 25°C
	 100 Percent MRP	 100 Percent MRP
'	 Note 3	 Note 4
0.50 MRP
I
	500 Hours
	
TA = 75°C
	
TA	 150°C
Note 1	 t = 160 Hours	
t - 16 Hours
	
50.0Hours	
TA = 100°C	 TA	 175°C
Note i	 t = 160 Hours	 t = 16 Hours
1.25 MRP
	
TA = 125°C
	
TA	 200°C
500 HoursI
	
	 t = 160 Hours
	
t - 16 Hours
Note 2
1.5 MRP
	
500 Hours
	 25°C Steps	 25°C Steps
Note
Y	 I	 1.75 MRP	 TA = 300°C
	
TA = 300°C
500 Hours
t - 160 Hours
	
t - 16 Hours
Note 2
*Quantity per manufacturer (MICRO SEMICONDUCTOR & SF.MTECH)
NOTES:
t.	 1) Electrical measurements per Table 2 were made at 50, 150, 250 and 500 hours.
2) Electrical measurements per Table 2 were made at 10, 25, 50, 150, 250 and 500 hours.'
3) Electrical measurements per Table 2 were made at the end of each 160 hours.
4) Electrical measurements per Table 2 were made at the end of each 16 hours.
I
I
16
',
;.^
I
1
.1
r
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NOTE
FOR TABLES
4 THROUGH 7
The minimum/maximum initial and final
data generally have an absolute accuracy
of +1% of the reading and + one digit
except for readings greater than 9.99mA
which have an absolute accuracy of +28
of the reading and + one digit. The data
_
also have a resolution for four digits.
The standard deviations, means, delta
means, and average means are, therefore,
valid indicators of trends over time and
temperature, excepting the minor
statistical computer error of supplying
a constant number of significant digits.
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Date
	
1978
EMTECH
FAILURE ANALYSIS
J jtrt	 2CN242-15A PAN 1N5417 MFR
I FAILURE VERIFICATION: Limit: Limits:
2.0pA Max.	 0.3 to 1.8V
SIN ' PIV
I 	 @ VF @
-volts- 200 V.dc 2 A do
1577 short 00 1.96
,'519 360 0.211A 1.50
'581	 350	 0.5pA	 1.20
INITIAL	 INITIAL
REJ. AT TEST	 REJ. FOR:
SEQUENCE NO.:,
33 (150% Pwr.) 	 I 
. (25 Hr. Tot.)
41 (150% Pwr.)	 Broken leads
(500 Hr. Tot.)
41 (150% Pwr.) '	 Broken lead
(500 Hr. Tot.)
INTERNAL VISUAL INSPECTION:
1	 S/N 7579 and 7581 have lost a portion of one external lead; S/N 7577 has lost
an entire lead. See Figures A-1 and A-2.
I
II
i
*h FE trace present. Cannot meet stated test conditions. (Leaky)
**h FE trace very leaky.
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
D-drift H=hysteresis Inv=inversion R=resistive S=soft Uns=unstable
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JANTXlNS417
FAILURE ANALYSIS
Date 27 October 1978
t J/N- 2CN242-15A	 PIN	 1N5417	 NFR MICRO SEMICONDUCTOR
` FAILURE VERIFICATION:I _	 Limit:	 Limits:
2.0pA	 0.3 to 1.8V
INITIAL	 INITIAL
SIN	
-volts-	 IR @	 VF @	 REJ. AT TEST	 REJ. FOR:
I
200 V.dc	 2A do	 SEQUENCE NO.:
7641	 760
	
0.3pA	 1.25
	
39 (150% Pwr.)	 Lead off
(250 Hr. Tot.)
7 642	 780
	
0.6PA	 1.20	 39 (150% Pwr.)
	
I Lead off
(250 Hr. Tot.)
1 643	 760	 0.5PA	 1.30	 39 (150% Pwr.) '	 Lead off
j	 (250 Hr. Tot.)
INTERNAL VISUAL INSPECTION:
All samples have a missing external anode lead and missing external paint. One lead
of each device exhibits extreme oxidation, and the other does not. See Figure A-3.
1
1
.	 I
^
* hFE trace present. Cannot meet stated test conditions. (Leaky)
**hFE trace very leaky.
D=drift H=hysteresis Inv=inversion R=resistive S=soft Uns=unstable
28
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CONCLUSIONS:
These diodes failed due to thermal effects caused
by the excess power of the stress test. Some devices lost
an entire lead and others lost only a portion of the lead.
Those which lost a portion of a lead (see Figure 2) did so
by the development of a high resistance contact to the
bNrn7 in clamp.
It is noteworthy that, with the exception of
Semtech Sample Number 7757 (which was physically damaged by
cracking of the glass case), all these diodes were still
acceptable with the MSFC test limits when the leads fell
off, even after hundreds of hours of operation at 150% MRP.
29
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FIGURE 1
S/N 7577, TYPICAL. SF,MTFCH DIODE, 8X.
Nate loss of external lead and paint.
This sample also has cracked glass.
FIGURE 2
S/N 7581, SF.M1'FCH, 10X.
Typical appearance of the point
of severance of an external lead.
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FIGURE 3
S/N 7641, MICRO SEMICONDUCTOR, 8X.
Typical lead detachment and paint lnnu of diode.
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